Dynamic modeling of NPC multilevel converters
The dynamic models of the NPC multilevel converters are here derived and used to design the AC currents and DC voltages optimal predictive controllers. From the three-phase NPC 27 output voltage vectors are available. The optimal predictive controllers choose the best output voltage vector that minimizes the AC line alfa-beta ( ) current errors, the total DC voltage regulation error and the unbalancing of partial DC capacitor voltages, U C1 and U C2 . The DC side of a Neutral-Point-Clamped multilevel converter ( Fig. 1 ) includes a DC source U dc and DC voltage dividing capacitors C 1 and C 2 . The switching variables γ k represent the state of the multilevel converter active switches, S kj , with k ∈ {1, 2, 3} and j ∈ {1, 2, 3, 4}. Assuming ideal semiconductors, the three combinations of the binary states of the switches S kj of each leg k can be defined as: 
Assuming that the optimum predictive controller balances the capacitor voltages U C1 and U C2 , so that U C1 ≈ U C2 ≈ U dc /2, the voltage u mk from each leg to the neutral point of the multilevel converter is:
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The NPC converter AC side is connected to the electrical power network voltages U L1 , U L2 , U L3 trought three-phase inductors, L, with losses represented by resistor, R. 
For AC networks with isolated neutral (zero homopolar current), these equations can be simplified using αβ coordinates.
Switched state-space multilevel system model in αβ coordinates
The relationship between the variables X 123 represented in system coordinates and in αβ coordinates (Jones, 1967) , X αβ , is (C is the Clarke-Concordia transformation matrix) 1 0 00 1 0 00 1 00 00 1 00 00 
This model is suitable to design the optimal predictive current controller, and the 27 possible combinations of Γ iα and Γ iβ values can be used to plot the 27 vectors of 
Switched state-space multilevel system model in dq coordinates
Variables X αβ in αβ coordinates are expressed in dq coordinates, X dq , using the Park transformation (Jones, 1967 
The argument θ=ωt+θ i is the angular phase of the electrical network AC line voltage with angular frequency ω and initial phase θ i . Applying the Park transformation (8) to (6), the NPC converter model (9) in dq coordinates is obtained. 1 00 1 00 1 00 00 1 00 00
Where cos sin sin cos
This quasi-linear model of the state space variables is suitable to design non-optimum but simple linear controllers to control the multilevel converter.
Optimal predictive controller design
The obtained NPC multilevel converter dynamic model (6) must be solved to estimate (predict) the state variables values at the next sampling period, for all the 27 available vectors of the NPC converter. Using the predicted values and sampling the AC output currents and DC capacitor voltages, control errors are calculated for the next sampling time, using linearized models and considering the application of every one of the 27 output voltage vectors. Then, a suitable quadratic weighed cost functional is defined and evaluated to choose the voltage vector that minimizes the AC current tracking errors, the DC voltage steady-state error and the input DC capacitor voltage unbalancing.
Predictive equations for AC currents and DC capacitor voltages
From the decoupled model (6) the solution of the AC currents, i x , with x ∈ {α,β}, are found to be (Kwakernaak & Sivan, 1972) ( )( ) ( 
Where i x (t s ) are the currents i x (t) at the sampling instant t s = kΔT and i x (t s+1 ) = i x (t = (k+1) ΔT) are the currents to be predicted for the next (k+1) sampling interval ΔT. Assuming a sampling time ΔT small enough, U C1 (t s ), U C2 (t s ), and U Lx (t s ) can all be considered nearly constant during ΔT (or its change can be further estimated). In order to predict the capacitor voltage difference, U C1 (t)-U C2 (t), from the dynamic equations (6), the solution of the capacitor voltages are (Kwakernaak & Sivan, 1972) ( )
Where U Ci (t s ) are the sampled capacitor voltages at t = t s = kΔT. Considering C 1 ≈ C 2 ≈ C and ΔT small enough so that the DC current, i dc (t), is nearly constant and assuming that the AC line currents follow their references, the capacitors voltage error is: 
The prediction of the synchronous frame at the next sapling time, θ(t s+1 ), is obtained by subtracting the predicted phase error Δθ(t s+1 ) to the actual synchronous frame, θ(t s ),
The Fig. 3 shows the predicted vector θ(t s+1 ) obtained from the phase error, Δθ(t s ), and the actual synchronous frame, θ(t s ), vectors. The feedback control loop to obtain a synchronous frame, θ(t s+1 ), (Fig. 4) 
Optimal predicitve phase quadrature compensator Using the values of the voltage components U d (t s ) and U q (t s ) the optimal predictive phase quadrature compensator (Barros & Silva, 2010) 
Where the phase error Δθ(t s+1 ), (17) 
To handle the network AC voltage short interruptions, the synchronization frame must be generated in a self-running mode at a constant frequency (50 Hz) (Barros & Silva, 2010) . The prediction of the self-running synchronous frame at the next sapling time, θ(t s+1 ), is
The optimal predictive phase quadrature compensator can be designed for unbalanced AC voltages, which is especially useful to detect the phase and frequency during unbalanced sags (Barros & Silva, 2010) . Considering U 1 , U 2 , and U 3 the magnitudes of the unbalanced network AC voltage and applying the Clarke-Concordia and the Park transformations with synchronous frame, θ, the quadrature, U q (t s ), component (Barros & Silva, 2010) , is ( 
The optimal predictive phase quadrature compensator for unbalanced AC network voltages is designed to obtain the synchronous frame, θ, which results in zero DC quadrature component, U 0q , in a way similarly to the balanced AC network voltage fundamental frequency synchronization.
Evaluation of NPC multilevel converter predictive current controllers
To evaluate the performance of the optimal predictive AC current control algorithms and the capacitor voltage balancing in NPC converters, a DC source, U dc (120 V) with internal resistance 0.2 Ω, is connected in the DC side of the NPC converter ( Experimental results of the AC currents, i 1 , i 2 , and i 3 , with ΔT=28 μs and steady state operation (Fig. 5 ), show that they are nearly sinusoidal with very small ripple factor (less than 3%), and a total harmonic distortion (THD) lower than 1%. Applying a positive step (1 A to 4 A) in the AC current references (Fig. 5 , at 5 ms) and a negative step (4 A to 1 A), at 45 ms the results show a fast dynamic response, with no overshoot, and no stationary error.
The optimal predictive controller also chooses the optimal vector that minimizes the capacitor voltage errors and these voltages are balanced (Fig. 6) , with a mean error lower than 1%. Near perfect capacitor DC voltage balancing is obtained, while reducing AC current harmonic distortion. The optimal predictive phase quadrature synchronization controller is tested during a short electrical network voltage interruption. The experimental results (Fig. 7a) show the electrical network voltage short interruption, U L1 , U L2 , and U L3 . The Fig. 7b show the phase θ of the optimal predictive synchronizer and a binary signal signalling that the electrical network voltages level voltage is lower than the minimum limit, U dqmin . The results show that the www.intechopen.com optimal predictive synchronizer is able to internally generate without interruptions a phase signal, at the fundamental frequency (50 Hz). 
Power quality applications of predictive controlled multilevel converters
Using the optimal predictive controllers and multilevel converters, power quality enhancing technologies are proposed, such as active power filters (APF) with reactive power compensation, unity power factor rectifiers (UPFR), and dynamic voltage restorers (DVR), which are tested using both MATLAB/SIMULINK simulations and a digital signal processor based laboratory prototype.
Active power filter
The NPC multilevel, connected as a shunt APF (Fig. 8) , can be controlled to compensate the power factor and the AC line i Lk current harmonics introduced by non-linear loads such as three-phase bridge diode rectifier (Fig. 8) . The NPC multilevel AC side is shunt connected to the electrical network voltages U L1 , U L2 , and U L3 using three inductors, L, with resistive R losses. The APF injects currents to cancel the harmonic components of the non-linear load currents. The DC voltage, U dc , must be regulated and the capacitor voltages, U C1 and U C2 , balanced.
The NPC converter APF model is obtained and the optimal predictive control of the electrical power network AC currents is derived from the principles outlined in section 2.1. Proportional integral (PI) type regulators, optimal predictive, sliding-mode and μ-synthesis are control methodologies proposed to regulate the DC capacitor voltage U dc .
Switched state-space model of the multilevel APF
Applying Kirchhoff laws to the multilevel converter APF (Fig. 8) , the Clarke-Concordia transformation (5) and the Park transformation (8) the dynamic equations (24) 
The DC voltage, U dc , dynamic equation is obtained directly from (24) 
Quadratic cost functional definition
In the APF the NPC multilevel converter is operating as a current source, controlling the two AC line currents i Lα (t), i Lβ (t), and the capacitive unbalance U C1 (t)-U C2 (t), thus the quadratic cost functional (14) is rewritten to minimize the AC line currents errors, e α (t s+1 ) = i LαRef (t s+1 ) -i Lα (t s+1 ) and e β (t s+1 ) = i LβRef (t s+1 ) -i Lβ (t s+1 ), and the capacitor voltage difference, e UC (t s+1 ) = U C1 (t s+1 ) -U C2 (t s+1 ). The i LαRef (t s+1 ) and i LβRef (t s+1 ), are the AC line current references one sample time forward, t s+1 . These current references will be computed to ensure near unity power factor and to regulate the U dc voltage.
Multilevel converter APF optimal predictive controller
The block diagram of the multilevel converter APF with the optimal controller (Fig. 9a 
Nonlinear load To obtain a quasi-unity power factor the AC line current must be in phase with the AC line voltage, forcing i LqRef = 0. Using the dynamic equation of the DC voltage (25) in (28), assuming that the optimal predictive controller forces the i Ld =i LdRef and i LqRef = 0, the optimal predictive control law of i LdRef is: 
ClarkeConcordia transformation

Clarke
Where T Udc is the time interval used to compute the mean value of the DC voltages, U dc and U dcRef , the DC current, i dc , and the non-linear currents, i Rd and i Rq . U L is the AC line voltage amplitude and ω is the fundamental angular frequency. The time interval T Udc must be much larger than the period, T, of AC line currents (T udc >> T) to maintain the AC line currents sinusoidal, (the time constant R dc C is of no concern since R dc represents the safety discharge resistors of the capacitors, TU dc << R dc C). Therefore, the active power drawn from the AC network just compensates the converter losses. In (29) the switching variables, Γ 1d +Γ 2d and Γ 1q +Γ 2q , were obtained similarly as in (Silva, 1999) and are given in (30). 
In the control of the APF, the DC voltages (U dc ) and currents (i dc , i R1 , i R2 , and i R3 ) are sampled to generate the AC line current references (Fig. 9b) , which are applied to the optimal predictive controller of the multilevel converter (Fig. 9a) to force the AC line currents to follow their references. The regulation of DC capacitor voltage can also be done using other regulators such as (Barros & Silva, 2008) : PI-type regulators (31), sliding-mode (32), and μ-synthesis (33). The DC PI regulator parameters, K pUdc and K iUdc , (31), depend on two system parameters, ω n and ζ, which characterize the second-order system closed loop behaviour. The damping factor, ζ, is usually chosen with values close to 0.707, to avoid severe overshoots in the step response to the voltage DC reference, U dcRef (or to minimize the integral of time multiplied by absolute error -the ITAE criterion). The natural frequency ω n should be a much lower frequency than the AC voltage frequency, ω n << ω (ω=2π50 rad/s), so that the amplitude of the currents of the electrical power network shows much slower variations than the AC currents frequency (50 Hz). In the sliding mode control law (32), the time constant β eUdc defines the role of the instantaneous error in the DC voltage control variable, i LdRef . In the APF, the control variables, that regulate the DC voltage, are the network AC current amplitudes, which must be almost sinusoidal and therefore can not have abrupt variations. The time constant β eUdc should be much lower than the integration period (β eUdc << T Udc ) s o t h a t A C c u r r e n t amplitudes are slowly time variant.
( )
() 
The overall structure to synthesis the μ-synthesis compensator (33), with the methodology based on structured singular values, having a general model, P(s) and a dynamics of uncertainty, Δ(s), was implemented in MATLAB with the μ−Synthesis tool. A compensator (33) was obtained to ensure robust stability and robust performance for the APF . The values of the parameters, components, and uncertainties used to design the compensator are (Barros & Silva, 2008) : 
Simulation and experimental results
The shunt connected multilevel APF (Fig. 8 ) is controlled to compensate the load current harmonics and to regulate the power factor at unity. The AC current references of the APF are generated to regulate the mean value of the DC voltage, U dcRef = 240 V, the power factor and the AC line currents. The experimental results of the rectifier non-linear currents, i R1 , i R2 , and i R3 (Fig. 10a) , show that the THD is about 36% and the power factor is 0.91. The multilevel APF injects currents (Fig. 10c ) to cancel the current harmonic components of this non-linear load. The THD of AC line currents is reduced from 36% to nearly 1% (Fig. 10b) . The DC voltage, U dc (Fig. 11a) shows that the DC voltage follows it references (U dcRef = 240 V) with almost no steady state error (0.3%). Figure 11b shows 
Unity power factor rectifier
The UPFR is based on the three-phase NPC multilevel converter. The optimal predictive controller enforces the AC currents to be almost sinusoidal and in phase with the electrical power network. Therefore, the electrical power network sees the rectifier load almost like a pure resistance avoiding current (and voltage) distortion, which improves power quality. The multilevel rectifier has two control feedback loops: a slow and external for the control of DC voltage (a PI controller is used) and the internal current control loop (predictive controller) that also balances DC capacitors voltages. The predictive optimum controller minimizes the ripple factor and total harmonic distortion of input currents of UPFR. The amplitudes of the AC current references are obtained using the PI controller of the rectifier DC voltage. The predictive methodology is compared with a fast non-linear method (sliding-mode) to evaluate the performance improvement resulting from the use of optimal predictive control of multilevel converter, ensuring that experiments are done under the same conditions and with the same PI controller parameters to control the DC voltage.
Switched state-space multilevel UPFR model
To operate as rectifier, the three-phase NPC multilevel converter has the three legs connected to the electrical power network, through coupling inductors, L (with loss resistor, R), and the load is connected to the DC side seeing the sum of the voltages of the capacitors C 1 and C 2 ( Fig. 12) . The main power flow direction is from electrical power network to the DC load. Yet, the UPFR is bidirectional and can transfer power from the DC side to the AC side. 
The design of the PI linear controller for the rectifier DC voltage is based on the dq coordinates dynamic equation (34), since it is time invariant at steady state operation.
Predictive control of AC line currents and DC capacitor voltages
The dynamic equations of the state space variables in multilevel rectifier are similar to the dynamic equations of the multilevel inverter (6). The design of the optimal predictive controller for AC line currents is done as in Section 2.2 (multilevel current inverter). In the multilevel converter, working as inverter, the current references, i αRef and i βRef , were obtained from lookup tables. However, in the rectifier mode, the current references must be derived from the voltage regulator, which in each moment computes the current references to ensure that the voltage DC, U DC , follow its reference, U dcRef .
UPFR current reference generation and DC voltage control
To ensure near unity power factor, the AC currents at the input of the multilevel rectifier must be sinusoidal and in phase with the voltages. The DC voltage PI controller generates the AC references current, i dRef and i qRef , of the multilevel converter for the DC voltage, U dc , to follow its reference, U dcRef without steady-state errors. The dynamics of the DC voltage rectifier (34) is similar to the dynamic DC voltage of the APF (25). Therefore, the design of the DC voltage regulator rectifier was made with a PI compensator with the same parameters of the APF (31).
Simulation and experimental results
In UPFR simulations and experiments the parameters have the following values: C 1 = 20 mF, C 2 = 18.6 mF, R dc = 100 Ω, R = 0.1 Ω, L = 15.5 mH, U dcRef = 100 V, U LRMS = 24 V, f ac = 50 Hz, ΔT = 28 μs, ζ = 0.71, ω n = 4 rad/s, ρ α = 0.09 A 2 , ρ β = 0.09 A 2 , and ρ UC = 0.04 V 2 . In steady-state operation the experimental and simulation results of the rectified DC voltage, U dc , (Fig. 13) show that this voltage follows the reference, U dcRef , without stationary error. The line AC currents, at the input of the multilevel rectifier, (Fig. 14b ) are quasi sinusoidal, as is needed, with an rms ripple error near to 1% (0.02 A) having an expressive improvement comparatively to the sliding mode controller (Fig. 14a) , which have an rms ripple error of approximately 9% (0.1 A). The rms error of the electric network voltage, U L1 , U L2 , and U L3 , is about 7% (3.5 V). The AC line currents are in phase with the electric network voltage (Fig. 14) , showing that both controllers have a near unity power factor. 
Dynamic voltage restorer
Dynamic voltage restorers are mainly used to protect sensitive loads from the electrical network voltage disturbances, such as sags or swells, and could be used to reduce flicker and harmonic distortion of AC voltages (acting as series active filters). Voltage sags are abrupt reductions (between 10% and 99%) in the AC voltage root mean square value, lasting less than 60 seconds. The DVR is here designed using optimal predictive output voltage controllers to ensure sensitive load AC sinusoidal voltages with constant amplitude, without interruptions and unbalances, while reducing the AC voltage THD, even during the presence of sags, short interruptions and high values of THD. The pre-sag compensation is used to restore the existing amplitude voltage and phase prior to the voltage short interruption, and the inphase compensation is used to mitigate sags, minimizing the DVR voltage amplitude. The sensitive load AC voltage waveform quality is improved using the designed optimal predictive NPC based DVR. The synchronous dq frame predictive controller of the output AC voltage, able to mitigate AC voltage disturbances is designed and it is compared to a synchronous dq frame PI controller and asynchronous (P+resonant) proportional integral controller in simulation and experimental results. Using the state-space model of the three-phase NPC converter, the obtained optimal predictive controller in addiction reduces the THD of the AC voltages. The optimal predictive phase quadrature synchronizer (section 2.3) detects the phase of the AC network voltages and generates the fundamental frequency.
Optimal predictive controller of the sensitive load AC voltage
The control system of DVR uses an outer loop for the AC load voltage control, which generates the current references, i αRef and i βRef , for the inner predictive AC current loop. The structure of the optimal predictive multilevel DVR showing the interconnection of subsystems and feedback control loops is represented in Fig. 15 . The optimal predictive outer loop controller of the AC sensitive load voltages generates, through a limiter, the current references, i αRef and i βRef , for the inner AC current loop optimal predictive controllers (reported in section 3.3.4). An equivalent DVR model connected to an AC network is derived next to design the outer loop controllers, including the optimal predictive controller for the load sensitive AC voltages. Fig. 15 . Optimized feedback system of the DVR to improve the power quality of the output AC voltage of critical sensitive loads
The AC network voltages (U 1 , U 2 , and U 3 ) are represented using the equivalent network model with line inductances (L Line ) and equivalent loss resistors (R Line ) (Fig. 16) . One three phase transformer with 3 separated secondary windings, each one series connected with each line voltage, is used to series inject the compensation voltage for the critical load. The filtering capacitors C L (Fig. 16) are placed on the line-side to obtain high control bandwidth while reducing the NPC converter high frequency switching harmonics.
Filtering capacitors
Sensitive loads Assuming balanced operation and using Kirchhoff laws in the DVR circuit (Fig. 16) , the dynamic equations (35) 
Using the Park transformation in (36) 
An optimal predictive controller of the sensitive load AC voltages intends to predict the value of the multilevel current references needed to minimize the errors of load AC voltages (relatively to their references). At time step t s = kΔT ULdq (ΔT ULdq is the voltage loop sampling step) the prediction of the multilevel current references for the next sampling step t s+1 = (k+1)ΔT ULdq , i dRef (t s+1 ) and i qRef (t s+1 ) (38), is obtained trough inversion of the dynamic equations of the sensitive load AC voltages (37) 
These predictive equations, (38), are discrete feedback control laws (sampling time ΔT ULdq = 360 μs) for the sensitive load AC voltages in dq coordinates, giving the reference www.intechopen.com currents i dRef (t s+1 ) and i qRef (t s+1 ) needed to track the critical load reference voltages, U LdRef (t s+1 ) and U LqRef (t s+1 ).
Synchronous dq frame PI controller of the output AC voltage
The design of the PI controller can be advantageously made by decoupling the cross coupling terms on the dynamic equations of the sensitive load AC voltage in (37). The PI control laws of i dRef and i qRef (39) , are functions of the output AC voltage errors and the K p and K I parameters:
The parameters, K P = 2nζω n C L and K I = C L nω 2 n , of the PI are obtained as functions of the desired damping ratio, ζ, and undamped natural frequency, ω n , of the closed-loop second order system (s 2 + 2ζω n + ω 2 n ) (Ogata, 2002) . 
Asynchronous proportional integral (
These asynchronous PI controllers, called P+resonant (Li et al., 2007) , (Zmood et al., 2001) , are tuned to the fundamental frequency ω 0 (2π50 rad/s). The practical controller (40) is obtained by approximating the ideal ω 0 integrator using a high-gain low-pass filter with cutoff frequency ω cut (Zmood et al., 2001 ). An analysis of the P+resonant controller, applied to DVRs, can be found in (Li et al., 2007) .
Optimal predictive multilevel DVR current control system
The global performance of the DVR depends significantly on its feedback system, which can be improved using an optimal synchronizer to the fundamental frequency and an optimal predictive controller to track the needed i dRef and i qRef current references. The NPC multilevel converter generates the AC currents i 1 , i 2 , and i 3 , tracking references (from i dRef and i qRef ) obtained from the output AC voltage controllers (sections 3.3.1 to 3.3.3). These currents are needed to enforce the output AC voltages, and must present low ripple and zero tracking error, to ensure high quality voltage waveforms. Applying the Kirchhoff laws to the converter circuit (Fig. 16) , and the Clarke-Concordia transformation, the dynamic equations of the NPC converter AC output currents, i 1 , i 2 , and i 3 , and the capacitor voltages, U C1 and U C2 , are advantageously represented in αβ coordinates, i α and i β (41). 
Several control methods for the currents, i α and i β , were proposed (Barros & Silva, 2008) , (Kazmierkowski & Malesani, 1998) , and (Nabae & Takahashi, 1981) . However, the optimal predictive control method (Barros & Silva, 2008 ) is advantageous, as it both minimizes AC current, i α and i β , errors, and the DC unbalance of capacitor voltages, U C1 and U C2 . Results show comparably better performances in the current waveforms (lower ripple and THD) and on the balancing of capacitor DC voltages. The optimal predictive current controller has the potential to improve the overall performance of the DVR (Barros & Silva, 2010) . The current optimum controller minimizes both the AC currents errors and the capacitor voltage difference using the quadratic cost functional (14) of the tracking errors (15).
Simulation and experimental results
Experimental results of the AC voltages at the sensitive loads, U L1 , U L2 , and U L3 , in steady state operation ( To analyse the influence of load disturbances on the output AC voltage, the load resistive component was altered from the nominal values, R L , to unbalanced values of R L /2, R L , and 2R L , respectively in phases 1, 2, and 3, (changes occur at the fifth horizontal division of Fig. 18 ). The results show (Fig. 18a ) that using the optimal predictive output AC voltage controller the sensitive load voltages track their references, being almost insensitive to the unbalanced load step variation. The AC voltage PI controller (Fig. 18b) is not able to control the individual voltage amplitude of the three phases supplying unbalanced loads. The output www.intechopen.com AC voltages controlled via the P+resonant (Fig. 18c) During a sag occurrence, (Fig. 19a) , reducing to 50% the AC voltages during 120 ms, the NPC converter injects voltages, (Fig. 19b) , to mitigate the sag, whose references are calculated using the output AC voltage optimal predictive controller, showing a near perfect critical load voltage waveform. The NPC converter with the filtering capacitor on the NPC converter-side causes sensitive load transient notches or overshoots at beginning or at the end of the sag, respectively (Fig. 20) . Oppositely, the line-side capacitor filtering topology enables sensitive load voltages with constant amplitude and no notches or overshoots (Fig. 19c) . As expected this topology improves the power quality and protects sensitive loads from network AC voltage sags, without notches or overshoots. Results obtained when using the PI and the P+resonant controllers show lower performances.
Conclusion
This chapter presented an optimized control method to the multilevel NPC converter for applications in electrical power quality. The experimental results confirmed these improvements through three applications: filtering the currents of non-linear loads, with an APF, unity power factor AC/DC conversion, with a multilevel UPFR, and mitigation of sags, over-voltages, short interruptions, harmonic distortion, and unbalances in the AC electrical power network with a multilevel DVR. The proposed optimal predictive controller predicts in real time the state space voltages and currents of the multilevel converter and computes a quadratic cost functional to choose the optimal vector. Obtained simulation and experimental results show that the NPC converter AC side currents track their references showing comparatively smaller ripple, total harmonic distortion less than 1%, and almost no steady state error (0.3%). The capacitor voltages are balanced with an error lower than 1%, and the balancing are assured even when NPC redundant vectors are not chosen. Near perfect capacitor DC voltage balancing is obtained while reducing current ripples, harmonic distortion and switching frequency. In the first application to improve power quality, the NPC multilevel converter was connected as APF in parallel to non-linear loads to reduce the injection of harmonic components in the electrical power network, working as APF filter and reactive power compensator so that the power factor was nearly one. Results confirm that the predictive optimal control of the NPC multilevel converter operating as APF can regulate the DC voltage and reduce the THD of AC line current from 36% to 1% with near-unity power factor (0.997), significantly improving power quality of line voltages. In section 3.2, the synthesis of UPFR optimum controllers was presented. The optimal predictive controller of the multilevel converter was used to control the AC currents and to balance the DC capacitors voltage. Comparisons were done to other controllers such as sliding mode, aiming to study the influence of state space control methods in the multilevel converter performance in applications to improve the electrical power quality. Results show that the multilevel UPFR DC voltage follows the reference value without steady error and the input AC currents are sinusoidal in phase with the AC voltages. The optimal predictive controller reduces the AC current ripple factor from 9% to 1%, and reduces THD of the AC current from 8% to 1%, compared to the sliding mode controller. The optimized multilevel DVR here proposed vastly improves power quality at sensitive critical loads. The performance of the optimal predictive controller generating the reference voltages to inject was compared to the synchronous dq frame PI controller and to the P+resonant controller. Results show that predictive controllers present the lowest THD levels in the load AC voltages, are able to regulate unbalanced loads AC voltages, allow plug-in and out of extra loads without causing swells, sags, notches or overshoots, and reduce the distortion of AC voltages in non-linear loads. Load AC voltages are almost sinusoidal, when facing balanced and unbalanced sags, and short interruptions with unbalanced loads. Voltage THD is reduced to values lower than 1%, the DVR behaving also as a series active power filter for the AC voltages strongly improving the power quality of sensitive loads.
